ti snj55188jti电源芯片选型是什么封装

抱歉,没有找到相关的信息
热门搜索排行榜当前位置: >>
TI接口芯片指南
接口指南 Interface Guide1394 CAN Crosspoint Display ESD/EMI I?C Isolation LVDS/M-LVDS Optoelectronics PCIe RS232/422/485 SerDes UARTs USB Voltage-Level Translation xECLThe Real World Temperature Pressure Position Speed Flow Sound Light RF Wave Amplifier Data Converter Power Management Amplifier Data ConverterI nt er faceLogicLow Power RFEmbedded ProcessorInterfaceClocks/interface .cn/interface1Q 2009 接口指南目录德州仪器 (TI) 以全线的高性能产品为客户提供 完备的接口解决方案.产品覆盖范围从数字隔离 器到USB集线器控制器,为您的设计需要量身定 制 . 不仅如此 ,TI 还通过提供培训、众多的可供 用户选择的评估板、应用手册及详尽的技术文 档等诸多前沿的支持方式,使您的设计更加便 捷.此外,TI还提供样品和小额订单(通过TI指 定经销商在24小时内发货),帮助您加速产品 面世。 本选择指南将提供给您一些特色产品、设计考 虑因素、产品组合图示以及参数列表。绪论LVDS、xECL、CML(低电压差分信号传输、发射级耦合逻辑、电流模式逻辑) 多点式低电压差分信号传输(M-LVDS) 数字隔离器 工业串行器 RS-485/422 RS-232 UART(通用异步收发机) CAN(控制器局域网,3.3V及5V高速CAN收发机) FlatLinkTM 3G SerDes(串行G 比特收发机及LVDS) DVI(数字视频接口)/PanelBusTM TMDS(最小化传输差分信号) USB集线器控制器及外设器件 通用串行总线(USB)电源管理 PCI Express? PCI 桥接器 卡总线(CardBus)电源开关 配电(Power Distribution) 1394(FireWire , 火线 ) ESD/EMI保护 IC 电压电平转换 高速光电子器件和均衡器 交叉参考指南 技术支持2 ? ?3 4 8 10 11 12 14 17 19 20 21 23 25 26 28 30 33 34 35 36 39 40 41 42 43 48接口指南德州仪器 2009年第1季度 绪论德州仪器 (TI) 为您提供了完备的接口解决方 案,使得您的产品别具一格,并加速了产品 面市。 凭借着在高速、复合信号电路、系统级芯片 (system-on-a-chip ) 集成以及先进的产品开发 工艺方面的技术专长,我们将能为您提供硅芯 片、支持工具、软件和技术文档,使您能够按 时的完成并将最佳的产品推向市场,同时占据 一个具有竞争力的价格。本选择指南为您提供 与下列器件系列有关的设计考虑因素、技术概 述、产品组合图示、参数表以及资源信息: LVDS:(第4页)符合TIA/EIA-644A规范,用于 电信和消费产品市场上具有 G 比特量级信号传 输速率、mW级功耗及低电磁干扰 (EMI) 的差 分传输。 xECL:(第4页)发射极耦合逻辑(xECL)器件, 采用了高速差分接口技术,专为实现低抖动和 低偏移而设计。 CML:(第4页)电流模式逻辑(CML)器件,采 用了高速差分接口技术。 M-LVDS:(第8页)符合TIA/EIA-899规范,具 有 LVDS 的全部优点,适用于背板中的多点总 线架构。通常用于时钟分配电路,例如,高级 TCA(电信计算架构)。 数字隔离器 : (第 10 页)最新的 ISO72x 高速数 字隔离器采用了最尖端的集成容性耦合以及二 氧化硅绝缘势垒,可提供高达150Mbps的信号 率(信号抖动仅为 1ns )、最优的噪声消除特 性及高可靠性。 工业串行器 : (第 11 页)与电流隔离器相结 合,实现工作域端(field-side)的高电压信号与 控制器端的低电压信号之间的接口。 RS - 4 8 5 / 4 2 2 : ( 第 12 页 ) 符 合 强 健 的 T I A / EIA-485标准及TIA/EIA-422规范,专为要求苛 刻的工业环境而设计(其差分信号传输速率高 达10Mbps、传输距离达1.2km)。 RS-232:(第14页)符合TIA/EIA-232标准,用 于定义数据终端设备(DTE)与数据电路终接设备 (DCE)之间的单端接口。 UART:(第17页)当使用RS232、RS485/422 或LVDS收发机进行远程器件间的发射或接收时 (器件实现了发射过程中的并串转换以及接收 过程中的串并转换),通用异步接收/发射器是 实现串行通信的核心逻辑器件。 CAN:(第19页)控制器局域网规范(ISO11898) 常用于汽车和工业应用,可在长达40m的总线 (多点式拓扑结构)上实现速率高达1Mbps的 差分信号传输。 FlatLink? 3G:(第20页)新的串行器 (serializer)及解串器(deserializer)系列,用于移 动电话的显示。 SerDes:(第21页)串行器及解串器,设计用 于G比特(10e+9)量级范围的电信应用,可通过 少量的数据线桥接大量的数据位。 DVI/PanelBus?:(第23页)数字视频接口规 范,即DVI,是由数字显示工作组 (DDWG) 所 开发的工业规范,用于数字显示器的高速数字 连接。 DVI 采用了最小化传输直流电平以平衡 (TMDS,最小化传输差分信号)数据发送。 TMDS:(第25页)最小化传输差分信号 (TMDS) 是用于DVI及HDMI的电气接口。 USB集线器控制器及外设器件:(第26页)所制 定的USB标准使得个人电脑、外设及消费电子 产品之间的连接变得既灵活又简单。集线器控 制器负责管理USB端口的连接/分离操作,而外 设控制器则可实现外围设备至主机或集线器的 USB连接。 USB 电源管理 : (第 27 页) TI 的产品,例如 TPS204xA 和 TPS205xA ,其设计满足所有 USB1.0 及 2.0 接口对电流限制及电源切换的需 求,为电压总线的供电实现了可靠的控制。? PCI Express :(第30页)强健、可扩展、灵活卡总线 (CardBus) 电源开关 : (第 34-35 页)卡 总线控制器使用卡检测 (Card detect) 及电压 感应引脚测定 PC 卡的电压需求,并据此导向 PCMCIA 的电源开关切换至合适的电压。标 准的PC卡要求VPP可在GND、3.3V、5V和12V 之间转换时,VCC可在GND、3.3V和5V之间切 换。 CardBay 插座对 VCC 有标准的需求,但需 要VPP在GND、3.3V和5V之间,以及VCORE在 GND、1.8V和3.3V之间。在其他PC卡的应用也 许不仅仅是简单的需要12V或VPP ,但仍然对VCC 有标准的需求。因此,当选择PCMCIA电源开 关时需要考虑这些应用中的电压需求。? 1394:(第 36 页) IEEE 1394 ( FireWire , 火线 ? )高速互连 , 支持计算机、外设和消费电 子产品之间的简易、低成本、大带宽实时数 据连接。 ESD/EMI保护:(第39页)瞬变电压抑制器, 保护多种接口免受ESD/EMI(静电释放/电磁干 扰)和电气噪声瞬变的影响。大多数器件均遵 守IEC- ESD保护规范。2 2 I C:(第40页)I C总线主要用于许多当前基于微控制器和微处理器的系统,或其它连接了许 多输入/输出设备的系统。 电压电平转换 : (第 41 页) TI 提供了实现电压 电平转换的全系列产品,包括双电源电平转换 器、FET(场效应管)开关,以及抗过压、TTL 兼容输入和漏极开路输出的一些器件。且经济高效的输入 / 输出互连 , 实现外设间点对 点的专用连接. PCI桥接器:(第33页)外围设备互连(PCI)桥接 器为任意两条PCI总线之间或PCI元件与一个或 多个DSP器件之间提供高性能连接通路。德州仪器 2009年第1季度接口指南 4 LVDS、xECL、CML(低电压差分信号传输、发射级耦合逻辑、电流模式逻辑) LVDS, xECL, CMLtime of a clock signal, can limit the maxi性能并导致数据采样误差。低偏移规范使得高 mum bandwidth performance and lead 速互连器件成为了信号缓冲的上佳选择。 to data sampling errors. Low skew specifications make high-speed interconnect 功耗――低电压差分信号传输 (LVDS) 为 ECL devices excellent for signal buffering.(射极耦合)和 PECL(正向射极耦合)设备 提供一个低功耗的可选方案。LVDS中的电流模 Power Consumption ― Low-voltage 式驱动器可生成恒定电流,这使得功耗不受频 differential signaling (LVDS) offers a low-power alternative to ECL and PECL 率的影响。恒定电流驱动器可向 100W 的负载 devices. Current-mode drivers in LVDS 输出约 3.5mA 电流。 produce a constant current, which allows power consumption to beDesign Considerations 设计考虑因素Signaling Rate ― TI offers repeaters/ 信号传输速率――TI可提供信号传输速率高达 translators and crosspoint switches with signaling rates up to 4.0 Gbps. 4.0Gbps 的中继器/转换器和交叉点开关。抖动――降低抖动,即减小信号定时事件相对 Jitter ― Reducing jitter, the deviation of a signal timing event from its ideal position, 于其理想位置的偏差,已经成为确保高速数据 has become a priority for ensuring 总线可靠性的首要考虑问题。 reliability in high-speed data buses.relatively independent of frequency. 技术信息 The constant current driver delivers ? LVDS基于TIA/EIA-644A标准,旨在为连接于 about 3.5 mA to a 100-Ω load.点对点或多站(multidrop)接口上的驱动器和 接收机提供一个通用的电气层规范。 Technical InformationSkew ― Excessive skew, the time delta 与实际到达时间之间的差异)会限制最大带宽 between the actual and expected arrival偏移――过大的偏移(时钟信号预期到达时间standard conceived to provide a generalpurpose electrical-layer specification for drivers and receivers connected in a point-to-point or multidrop interface.16 Channels 10 Channels 8 Channels QuadsLVDS387LVDS386LVDS117 LVDS116 CDCLVD110LVDS389 LVDS047 LVDS31 LVDS3487 LVDS391LVDS388A LVDS048A/348 LVDS32/33 LVDS3486 LVDS390LVDS108 LVDS109LVDS104 LVDS105DualsLVDS9638LVDS9637 LVDS34SinglesLVDS049 LVDS050 LVDS051 LVDS1050 LVDS179 LVDS180LVDS1LVDS2CML100 LVDS100 LVDS101 LVDS16 LVP16 LVDS17 LVP17 LVDS18 LVP18 LVDS19 LVP19 LVDS20 LVP20LVDS22 LVCP22 LVCP23 LVDS122 LVCP402 LVDS250TransmittersReceiversTransceiversRepeaters/ TranslatorsCrosspoint Switches资源――如需详尽的资源列表(评估板、数据表及应用手册),敬请访问.cn/interface Resources For a complete list of resources (evaluation modules, data sheets and application notes), visit Literature Number SLLA014A SLLA030C SLLA031A SLLA034A SLLA038B SLLA053B SLLA054A SLLA065 SLLA082B SLLA100 SLLA101 SLLA103 SLLA104 SLLA105 SLLA107 SLLA147 Description Low-Voltage Differential Signaling (LVDS) Design Notes (Rev. A) Reducing Electromagnetic Interference with LVDS (Rev. C) Using an LVDS Receiver with TIA/EIA-422 Data (Rev. A) Slew Rate Control of LVDS Circuits (Rev. A) Interface Circuits for TIA/EIA-644 (LVDS) (Rev. B) Performance of LVDS with Different Cables (Rev. B) LVDS Multidrop Connections (Rev. A) A Comparison of LinBiCMOS and CMOS Process Technologies in LVDS ICs Active Fail-Safe in TI's LVDS Receivers (Rev. B) Increase Current Drive Using LVDS Interfacing Different Logic with LVDS Receivers LVPECL and LVDS Power Comparison Suggestions for LVDS Connections DSP to DSP Link Using LVDS Live Insertion with Differential Interface Products Suitable LVDS Architectures SCAA062 Part Number SN65LVDS31-32EVM SN65LVDS31-32BEVM SN65LVDS31-33EVM SN65LVDS386EVM SN65LVDS387EVM SN65LVDS100EVM SN65LVDS20EVM SN65CML20EVM SN65LVCP22-23EVM SN65LVDS122EVM SN65LVDS250EVM Literature Number Description AC-Coupling Between Differential LVPECL, LVDS, HSTL, and CML DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CML Description Evaluation Module for LVDS31 and LVDS32 Evaluation Module for LVDS31 and LVDS32B Evaluation Module for LVDS31 and LVDS33 SN65LVDS386 Evaluation Module SN65LVDS387 Evaluation Module SN65LVDS100 Evaluation Module SN65LVDS20 Evaluation Module SN65CML20 Evaluation Module SN65LVCP22 Evaluation Module SN65LVDS122 Evaluation Module SN65LVDS250 Evaluation Module Price*Application NotesApplication NotesSCAA059Evaluation Modules (EVM)49.00 49.00 49.00 49.00 49.00 49.00 99.00 49.00 25.00 49.00 49.00注释:敬请访问.cn/interface Note: IBIS models are available at
*建议零售价格为美元价格。 in U.S. dollars. *Suggested resale priceInterface 接口指南 Selection GuideTexas Instruments 年第2009 德州仪器 季度 LVDS、xECL、CML(低电压差分信号传输、发射级耦合逻辑、电流模式逻辑)LVDS, xECL, CML 5PECL/ECL(正射极/射极耦合逻辑)缓冲器/转换器选择指南 PECL/ECL Buffers/Translators Selection GuideDevice SN65EL11 SN65EL16 SN65ELT20 SN65ELT21 SN65ELT22 SN65ELT23 SN65EPT22 SN65LVEL11 SN65LVELT22 SN65LVELT23 SN65LVEP11 No of Rx 2 1 1 1 2 2 2 2 2 2 2 No of Tx 1 1 1 1 2 2 2 1 2 2 1 Input Signal ECL/PECL ECL TTL TTL TTL TTL LVTTL ECL LVTTL LVPECL ECL/PECL Output Signal ECL/PECL TTL PECL PECL PECL PECL LVPECL ECL LVPECL LVTTL ECL/PECL Frequency 1.25 GHz 2 GHz 500 Hz 150 Hz 500 Hz 150 Hz 1.25 GHz 1.5 GHz 400 Hz 100 Hz 3 GHz Tpd typ (pS) 265 250 820 300 0 120 0 350 0 420 265 350 350 0 240 ICC Max (mA) 32 23 16 25 22 35 56 26 29 29 29 ESD HDM (kV) 3 3 3 3 3 3 3 3 3 3 3 Supply Voltage (V) 5.0 5.0 5.0 5.0 5.0 5.0 3.3 2.5-3.3 3.3 3.3 2.5-3.3 Package(s) 8SOIC, 8TSSOP 8SOIC, 8TSSOP 8SOIC, 8TSSOP 8SOIC, 8TSSOP 8SOIC, 8TSSOP 8SOIC, 8TSSOP 8SOIC, 8TSSOP 8SOIC, 8TSSOP 8SOIC, 8TSSOP 8SOIC, 8TSSOP 8SOIC, 8TSSOP Pinout MC10EL11, MC100EL11 MC10EL16, MC100EL16 MC10ELT20, MC100ELT20 MC10ELT21, MC100ELT21 MC10ELT22, MC100ELT22 MC10EL23, MC100EL23 MC10LVEL23, MC100LVEL23 MC10LVEL11, MC100LVEL11 MC10LVEL22, MC100LVEL22 MC10LVELT23, MC100LVELT23 MC10LVEP11, MC100LVEP11 Price* Web Web Web Web Web Web Web Web Web Web WebLVDS/LVPECL/CML中继器/转换器和交叉点器件选择指南 LVDS/LVPECL/CML Repeaters/Translators and Crosspoints Selection Guide1DeviceDescription 2X2 Crosspoint Switch: LVDS Outputs 2X2 Crosspoint Switch: LVPECL Outputs Dual 1:2 Mux with Equalizer and Pre-Emphasis 2X2 Crosspoint Switch with Rx-Eq 4X4 Crosspoint Switch with Rx-Eq 2X2 Crosspoint Switch: LVDS Output 4X4 Crosspoint Switch: LVDS OutputNo. of Tx 2 2 6 2 4 2 4No. of Rx 2 2 6 2 4 2 4Input Signal LVPECL, LVDS, CML LVPECL, LVDS, CML LVPECL, LVDS, CML CML CML LVPECL, LVDS, CML LVPECL, LVDS, CML LVPECL, LVDS, CML LVPECL, LVDS, CML LVPECL, LVDS, CML LVPECL LVPECL LVPECL LVPECL LVPECL LVPECLOutput Signal LVDS LVPECL CML VML VML LVDS LVDSSignaling Rate (Mbps) 00 00 2000Jitter Max (ps) 105 100 30 30 30 65 50Part-toPart Skew Max 100 100 500 300 300 150 150Tx tpd Rx Typ typd Typ (ns) (ns) 0.65 0.65 1 0.5 0.5 0.9 0.9 0.65 0.65 1 0.5 0.5 0.9 0.9ICC Max (mA) 85 65 254 115 220 100 145ESD HBM (kV) 5 5 4 4 4 4 3Package(s) Price* 16SOIC, 16TSSOP 16SOIC, 16TSSOP 48QFN 24QFN 48QFN 16SOIC, 16TSSOP 38TSSOP 2.70 5.20 17.40 7.15 10.55 4.75 8.30Crosspoint Switch FamilySN65LVCP22 SN65LVCP23 SN65LVCP40 SN65LVCP402 SN65LVCP404 SN65LVDS1222 SN65LVDS2502Repeaters/TranslatorsLVDS/LVPECL/CML-to-CML Repeater/Translator SN65LVDS100 LVDS/LVPECL/CML to LVDS Repeater/Translator SN65LVDS101 LVDS/LVPECL/CML-toLVPECL Repeater/Translator SN65LVDS16/17 2.5-V/3.3-V Oscillator Gain Stage/Buffer (single ended/ diff inputs) SN65LVDS18/19 2.5-V/3.3-V Oscillator Gain Stage/Buffer (single ended/ diff inputs) SN65LVDS20 2.5-V/3.3-V LVDS Repeater with Enable SN65LVP16/17 2.5-V/3.3-V Oscillator Gain Stage/Buffer (single ended/diff inputs) SN65LVP18/19 2.5-V/3.3-V Oscillator Gain Stage/Buffer (single ended/diff inputs) SN65LVP20 2.5-V/3.3-V LVPECL1SN65CML1001 1 1 1 1 1 1 1 11 1 1 1 1 1 ― ― 1CML LVDS LVPECL LVDS LVDS LVDS LVPECL LVPECL LVPECL00 00 0070 65 65 10 10 45 10 10 10100 100 100 130 130 130 130 130 1300.8 0.8 0.9 0.63 0.63 0.63 0.63 0.63 0.63― ― ― ― ― ― ― ― ―12 30 90 48 36 45 30 20 455 5 5 2 2 3 2 2 38SOIC, 8VSSOP 8SOIC, 8VSSOP 8SOIC, 8VSSOP 8QFN 8QFN 8QFN 8QFN 8QFN 8QFN2.55 2.55 2.55 2.55 1.95 3.30 2.55 1.95 4.40Supply voltage for all devices listed above is 3.3 V. Integrated termination available (100-Ω) C SN65LVDTxxx. 以上列表中器件的电源电压均为3.3V。 2可提供集成终接器件(100Ω)――SN65LVDTxxx系列。 *建议零售价为每1000片时的美元价格。 *Suggested resale price in U.S. dollars in quantities of 1,000.12New products are listed in bold red. 新产品以粗体红色标明。德州仪器 2009年第 季度 Texas Instruments 1 2009 1QInterface Selection Guide接口指南 6 LVDS、xECL、CML(低电压差分信号传输、发射级耦合逻辑、电流模式逻辑) LVDS, xECL, CMLLVDS选择指南 LVDS Selection GuideNo. of Tx No. of Rx Input Signal Output Signal Signaling Rate (Mbps) Part-toPart Skew Max (ps) Tx tpd Typ (ns)DeviceDescriptionSingle FamilySN65LVDS1 SN65LVDS2 SN65LVDS179 SN65LVDS180 Driver Receiver Full-Duplex Transceiver, No Enables Full-Duplex Transceiver, with Enables 1 ― 1 1 ― 1 1 1 LVTTL LVDS LVDS, LVTTL LVDS, LVTTL LVDS LVTTL LVTTL, LVDS LVTTL, LVDS 630 400 400Tx/150Rx 400Tx/150Rx ― ― ― ― 1.7 1.7 1.7 1.7Dual FamilySN65LVDS9638 SN65LVDS9637 SN65LVDS049 SN65LVDS050 SN65LVDS051 SN65LVDS1050 SN65LVDS22 Driver Receiver Transceiver, Driver and Receiver Enable Transceiver, Driver and Receiver Enable Transceiver, Driver Enable Only Transceiver with 2.7-V Supply Multiplexed LVDS Repeater 2 ― 2 2 2 2 2 ― 2 2 2 2 2 2 LVTTL LVDS LVDS, LVTTL LVDS, LVTTL LVDS, LVTTL LVDS, LVTTL LVDS LVDS LVTTL LVTTL, LVDS LVDS, LVTTL LVDS, LVTTL LVTTL, LVDS LVDS 400 400Tx/150Rx 400 400Tx/150Rx 400Tx/150Rx 400Tx/150Rx 250 800
― ― ― ― 1.7 ― 1.3 1.7 1.7 1.7 4Quad FamilySN65LVDS047 SN65LVDS31 SN65LVDS3487 SN65LVDS391 SN65LVDS048A SN65LVDS32 SN65LVDS3486 SN65LVDS390 Driver with Flow-Through Pinout Driver, AM26LS31 Footprint Driver, MC34987 Footprint Driver with Flow-Through Pinout Receiver with Flow-Through Pinout Receiver, AM26LS32 Footprint Receiver, MC3486 Footprint Receiver with Flow-Through Pinout 4 4 4 4 ― ― ― ― ― ― ― ― 4 4 4 4 LVTTL LVTTL LVTTL LVTTL LVDS LVDS LVDS LVDS LVDS LVDS LVDS LVDS LVTTL LVTTL LVTTL LVTTL 400 400 400 630 400 400Tx/150Rx 400Tx/150Rx 630
00 .8 1.7 1.7 1.7 ― ― ― ―8-Channel FamilySN65LVDS389 SN65LVDS388A1 Driver Receiver 8 ― ― 8 LVTTL LVDS LVDS LVTTL 630 630 .716-Channel FamilySN65LVDS387 SN65LVDS3861Driver Receiver16 ―― 16LVTTL LVDSLVDS LVTTL630 6301.7 ―1 可提供集成终接器件Integrated termination)――SN65LVDTx系列。 SN65LVDTx. (100Ω available (100-Ω) CInterface 接口指南 GuideTexas Instruments 年第2009 德州仪器 季度 LVDS、xECL、CML(低电压差分信号传输、发射级耦合逻辑、电流模式逻辑) LVDS, xECL, CML7 LVDS选择指南 Guide LVDS SelectionRx tpd Typ (ns) ICC Max (mA) ESD HBM (kV) Supply Voltage (V)DevicePackage(s)Price*Single FamilySN65LVDS1 SN65LVDS2 SN65LVDS179 SN65LVDS180 ― 2.6 3.7 3.7 8 7 12 12 15 15 12 12 3.3 3.3 3.3 3.3 8SOIC, 5SOP 8SOIC, 5SOP 8SOIC, 8VSSOP 14SOIC, 14TSSOP 0.47 0.47 1.35 1.35Dual FamilySN65LVDS9638 SN65LVDS9637 SN65LVDS049 SN65LVDS050 SN65LVDS051 SN65LVDS1050 SN65LVDS22 ― 2.1 1.9 3.7 3.7 3.7 4 13 10 35 20 20 20 20 8 8 10 12 12 12 12 3.3 3.3 3.3 3.3 3.3 2.7 3.3 8HTSSOP, 8SOIC, 8VSSOP 8HTSSOP, 8SOIC, 8VSSOP 16TSSOP 16SOIC, 16TSSOP 16SOIC, 16TSSOP 16TSSOP 16SOIC, 16TSSOP 1.15 1.15 1.00 2.00 2.00 2.00 2.80Quad FamilySN65LVDS0 47 SN65LVDS31 SN65LVDS3487 SN65LVDS391 SN65LVDS048A SN65LVDS32 SN65LVDS3486 SN65LVDS390 ― ― ― ― 2.4 2.1 2.1 2.5 26 35 35 26 15 18 18 18 8 8 8 15 10 8 8 15 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 16SOIC, 16TSSOP 16SOIC, 16TSSOP, 16SOP 16SOIC 16SOIC, 16TSSOP 16SOIC, 16TSSOP 16SOIC, 16TSSOP, 16SOP 16SOIC 16SOIC, 16TSSOP 1.30 1.50 1.50 1.50 1.30 1.50 1.50 1.508-Channel FamilySN65LVDS389 SN65LVDS388A1 ― 2.5 70 40 15 15 3.3 3.3 38TSSOP 38TSSOP 2.90 2.9016-Channel FamilySN65LVDS387 SN65LVDS3861― 2.595 7015 153.3 3.364TSSOP 64TSSOP5.55 5.551 可提供集成终接器件(100Ω)――SN65LVDTx系列。 C SN65LVDTx. Integrated termination available (100-Ω) *建议零售价为每1000片时的美元价格。 *Suggested resale price in U.S. dollars in quantities of 1,000.Texas Instruments 季度 德州仪器 2009年第11Q 2009Interface Guide 接口指南 8 多点式低电压差分信号传输(M-LVDS) Multipoint-LVDS (M-LVDS)M-LVDS Devices from 源自TI的M-LVDS器件 TI? 兼容TIA/EIA-899标准,确保了真正意义上Type 1 Type 22.4 VM-LVDS Features M-LVDS特性? TIA/EIA-899标准 ? 驱动器输出电流○guarantees true multipoint的多点(multipoint)11.3 mA vs. 3.5 mA (LVDS)11.3mA vs. 3.5mA (LVDS) 50mV vs. 100mV (LVDS)HighHigh 150 mV 50 mV50 mV vs. ? 接收机阈值 100 mV (LVDS)○接收机类型 oscillation ? to prevent 1:25mV的滞后功能用于预防 摆动 接收机类型2 bias network) ? (no external:内置失效保护(无外置偏压 网络) ? -1V到3.4V共模电压 ? 3.3V工作电源 M-LVDS for ATCAVID0 mV C50 mV Low Low1 ns min allows ease-of-stub design ? 驱动器边缘速率控制 Driver short circuit limited to 43 mA 设计 Drivers, receivers and disabled devices must limit their bus ? 争用规定(contention provision) voltage from 0 to 2.4 V 驱动器短路电流限制为43mA Drivers are tested with 32 驱动器、接收机及失效装置必须限定其总 contending nodes○ ○ ○最小1ns,允许ease-of-stub(简易stub)2.4 V Transition Region(8 kHz, 19.22 MHz and user defined &100 MHz) use M-LVDS. 用于ATCA的M-LVDS? 使用M-LVDS同步ATCA(高级电信计算架 构)的时钟信号(8 kHz、19.22MHz且允 许用户自定义&100 MHz的信号)。接收机类型Receiver types.线电压在0~2.4V之间○驱动器经过32个争用节点的测试700 MbpsLVDM1676 LVDM1677600 Mbps500 MbpsLVDM179 LVDM180LVDM050 LVDM051LVDM320400 MbpsLVDM176300 MbpsLVDM22 MLVD080 MLVD082 MLVD128 MLVD129200 MbpsMLVD201 MLVD203 MLVD206 MLVD207 MLVD200A MLVD202A MLVD204A MLVD205AMLVD2 MLVD3MLVD047A LVDM31100 MbpsSingleDualQuad8-Channel16-ChannelInterface 接口指南 GuideTexas Instruments 年第1季度 德州仪器 09 多点式低电压差分信号传输(M-LVDS) Multipoint-LVDS (M-LVDS)M-LVDS 选择指南 M-LVDS Selection GuideNo. of Tx ― ― 1 1 1 1 1 1 1 1 4 8 8 8 8 1 2 2 4 16 No. Half/ of Rx Full Rx Type Duplex 1 1 1 1 1 1 1 1 1 1 0 1 2 8 8 1 2 2 0 16 1 2 1 1 1 1 2 2 2 2 ― ― ― 1 2 ― ― ― ― ― ― ― Half Half Full Full Half Full Half Full Half ― ― Half Half Full Full ― ― Half Signaling Part-to- Tx tpd Rx tpd ICC Rate Part Skew Typ Typ Max Output Signal (Mbps) Max (ps) (ns) (ns) (mA) LVTTL LVTTL 200 200 100 200 100 200 100 100 200 200 200 200 200 250 250 500 500 250 150 630 00 00 00 0 800 00 1000 ―
― ― 2.5 1.5 2.5 1.5 2.5 2.5 1.5 1.5 1.5 1.5 1.5 2.4 2.4 1.7 1.7 4 2.3 2.5 ― ― 3.6 4 3.6 4 3.6 3.6 4 4 ― 1.5 1.5 6 6 3.7 3.7 4 ― 3 25 25 24 24 24 24 24 24 24 24 60 140 140 180 180 15 27 27 40 175 ESD HBM (kV) 9 9 8 8 8 8 8 8 8 8 12 8 8 8 8 12 12 12 12 15 TIA/ EIA-899 Standard Package(s) Compliance Price* 8SON 8SON 8SOIC 8SOIC 14SOIC 14SOIC 8SOIC 14SOIC 8SOIC 14SOIC 16SOIC, 16TSSOP 48TSSOP 48TSSOP 64TSSOP 64TSSOP 8SOIC, 8VSSOP 16SOIC, 16TSSOP 16SOIC, 16TSSOP 16SOIC 64TSSOP 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 ― ― ― ― ― 1.95 1.95 1.55 1.85 1.55 1.85 1.55 1.55 1.85 1.85 1.45 3.80 3.80 4.75 4.75 1.70 2.20 2.50 1.55 7.75 9Device1 SN65MLVD2 SN65MLVD3 SN65MLVD200A SN65MLVD201 SN65MLVD202A SN65MLVD203 SN65MLVD204A SN65MLVD205A SN65MLVD206 SN65MLVD207 SN65MLVD047 SN65MLVD128 SN65MLVD129 SN65MLVD080 SN65MLVD082 SN65LVDM179 SN65LVDM0502 SN65LVDM22 SN65LVDM31 SN65LVDM16761 2 *Input Signal M-LVDS M-LVDSLVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL LVTTL LVTTL LVTTL, LVDS LVTTL, LVDS LVTTL, LVDM LVTTL, LVDM LVDM LVCMOS LVTTL, LVDM M-LVDS M-LVDS M-LVDS LVTTL, M-LVDS LVTTL, M-LVDS LVTTL, LVDM LVTTL, LVDM LVDM LVDM LVTTL, LVDMSupply voltage for all devices listed above is 3.3 V and temperature range is C40 to 85°C. Automotive version available, temperature range of C40 to 125°C *Suggested resale price in U.S. dollars in quantities of 1,000.可提供车用版本,温度范围为-40至125℃。 2 建议零售价为每1000片时的美元价格。1 以上列表中器件的电源电压均在3.3V,温度范围均为-40至85℃。新产品以粗体红色标明。 New products are listed in bold red.资源――如需详尽的资源列表(评估板、数据表及应用手册),敬请访问.cn/interface Resources For a complete list of resources (evaluation modules, data sheets and application notes), visit Literature Number Description TIA/EIA-485 and M-LVDS, Power and Speed Comparison Transmission at 200 Mbps in VME Card Cage Using LVDM (Rev. A) Introduction to M-LVDS (TIA/EIA-899) Interoperability of M-LVDS and BusLVDS Wired-Logic Signaling with M-LVDS M-LVDS Signaling Rate Versus Distance Comparing Bus Solutions Description M-LVDS Evaluation Module SN65LVDM31-32EVM Evaluation Module新产品以粗体红色标明。Application NotesSLLA106 SLLA088A SLLA108 SLLA121 SLLA119 SLLA127 SLLA067A Part Number MLVD20xEVM SN65LVDM31-32BEVMPrice* 99.00 49.00Evaluation Modules (EVMs)注释:敬请访问.cn/interface,以获取IBIS模型。 Note: IBIS models are available at
* 建议零售价为美元价格。*Suggested resale price in U.S. dollars.德州仪器 2009年第 1Q 2009 Texas Instruments 1季度接口指南 Interface Guide 10 10数字隔离器 Digital Isolators○Design Considerations 设计考虑因素Reliability ― Proven reliability of silicon可靠性――SIO 是绝缘材料,其可靠性是经过 dioxide (SiO2) 2 stable over temp life span 验证的;在不同的温度和湿度条件下性能稳 & 25 years. 定,使用寿命超过25年。 Highest Noise Immunity― Only TI uses 卓越的抗噪声干扰能力――只有TI在信号穿越 differential signals to cross the isolation 隔离阻障时使用了差分信号,使其具有卓越的 barrier. Giving the highest immunity from 抗外部电磁干扰能力,防止数据损坏。 external magnetic and electric fields to prevent data corruption. Signaling Rate ― TI,而最低的偏差和脉冲失 号速率可达200Mbps offers digital isolators with the highest signaling rates of up to 真只有1ns。 200 Mbps. With the lowest skew and pulse distortion of only 1 ns.最低的抖动――为确保信号的完整性,降低抖 动是最优先考虑的。ISO72xx系列产品拥有最 Lowest Jitter ― To ensure signal integrity, jitter reduction is150Mbps的ISO72xx (伪 低的抖动特性,在 a priority. PRBS NRZ products offer the lowest jitter with 1-ns 随机序列,不归零码)数据输入时,其最低信 jitter at 150-Mbps PRBS NRZ data input. 号抖动仅为1ns。peak○Low 61010-1及CSA认证 IEC pulse skew (pulse-width distortion) μ 的瞬变电压消除50kV/ s 传输单极直流电平信号 低脉冲偏移(脉冲宽度失真)? 信号传输速率:0Mbps至200Mbps○provides clean digital outputs while 绝缘 艺。其数字缓冲器可通过二氧化硅(SiO2) preventing noise currents and/or 壁垒电容性耦合数据,并通过此壁垒提供高达 excessive voltages from entering the 4000V的流电隔离。 local ground. TI produces the SiO2 insulation in TI 出,同时防止了源自输入参考地的噪声电流及 isolation devices in semiconductor /或过电压的干扰。 fabrication process producing a near zero defect glass insulation layer. Then TI的隔离器件中采用了SiO2 this isolation the input signal crosses 隔离方式,通过半导 体制作工艺,能产生一个近乎于零缺陷的玻璃绝 barrier, as a differential signal to insure the highest immunity to external noise. 缘层。当有输入信号通过这一隔离屏障时,差分 All these features come together to make 信号就能最大限度的确保自身不受外部噪声的影 the longest lasting, most reliable isolation 响。所有这些特点使得TI的隔离器件在市场中具 devices on the market.有最长的使用寿命和最可靠的性能。 此类器件接收数字输入并产生干净的数字输○信号速率――TI所提供的数字隔离器的最高信The ISO72xx is a familyμAdigital isolators ? 低输入电流需求,仅10 of using the industry’s first application of ? 故障保护(fail-save)输出 silicon-based digital capacitive isolation technology. Digital buffers capacitively couple data signals through a dual 技术信息 SiO2 insulation barrier, which provides galvanic 是一系列的数字隔离器,在工业领域 isolation of up to 4000 V. ISO72xx The device receives digital inputs and内最先实现了基于硅材料的数字电容性隔离工Technical C40°至125℃之间 ? 正常工作在 InformationTI ISO Life Expectancy vs. Voltage TI数字隔离器的使用寿命期望值与电压关系曲线100 85 62 40 28Tj = 150CLifetime in Years59 43Tj = 85CKey Features isolation 主要特点 UL 1577, IEC
? 4000-Vpeak峰值电压隔离 (VDE 0884, Rev. 2) IEC 61010-1 and CSA approved (VDE 符合UL 1577、IEC 标准 50-kV/?s transient immunity 0884, Rev. 2)○31 23 20 15 1110 200 400 600 800 1000Passes DC single levelsIsolation Rating (UL, VDE, CSA) 4000 V 4000 V 2400 Vrms 4000 V 4000 V 4000 V 4000 V 4000 V 4000 V 4000 V 4000 V 4000 V 4000 V 4000 V 4000 V 4000 V 4000 VVpeak (continuous)Transient Immunity (Min) (kV/?s) 25 25 1.6 25 25 25 25 25 25 25 25 25 25 25 25 25 25 Supply Voltage (V) 3.3, 5 3.3, 5 5 3.3, 5 3.3, 5 3.3, 5 3.3, 5 3.3, 5 3.3, 5 3.3, 5 5 5 3.3 3.3 5 5 5Device Digital Isolators ISO721/M ISO722/M ISO150 ISO7220/A/B/C/M ISO7221/A/B/C/M ISO7230/A /C/M ISO7231/A/C/M ISO7240/A/C/M ISO7241/A/C/M ISO7242/A/C/M ISO3082/ISO3088 ISO3080/ISO3086 ISO15/ISO13 ISO35/ISO33 ISO1176 ISO1050 AMC1203*Description Single Channel (TTL) Single Channel, OUT EN Dual Channel Configurable Dual Channel Dual Channel Triple Channel Triple Channel Quad Channel Quad Channel (TTL) Quad Channel Isolated Half Duplex RS-485 Isolated Full Duplex RS-485 Isolated Half Duplex RS-485 Isolated Full Duplex RS-485 Isolated PROFIBUS Isolated CAN Transceiver Isolated 2nd-Order ?∑ ModulatorChannel Direction 1/0 1/0 Config 2/0 1/1 3/0 2/1 4/0 3/1 2/2 2/1 2/1 2/1 2/1 2/1 1/1 N/AData Rate (Max) Mbps 100/150 100/150 80 1/5/25/150 1/5/25/150 1/25/150 1/25/150 1/25/150 1/25/150 1/25/150 0.2/20 0.2/20 1/20 1/20 40 Mbps 1 Mbps 10 MbpsPrice* 1.40 1.40 8.10 0.95 0.95 1.50 1.50 1.90 1.90 1.90 3.25 3.25 3.00 3.00 3.35 2.00 2.50*Suggested resale片时的美元价格。 建议零售价为每1000 price in U.S. dollars in quantities of 1,000.Preview products are listed in bold blue. 前瞻性产品以粗体蓝色标明Interface 接口指南 GuideTexas Instruments 年第2009 德州仪器 季度 Industrial 工业串行器 SerializersIndustrial 工业串行器 Serializersmeasurement equipment. The device’s设备及测试测量设备节省整个电路板空间的 adjustable input current limit allows11 11The new industrial serializers convert这种新型工业串行器能够将 8 路信号范围从 eight digital inputs, ranging from 0 V tothe 。该器件的输入电流限定值是可调的,可 60%use of a single resistor to set the maximum input current in the range of 以只使用一个电阻器在200μA到5mA之间设置最大输入电流,这就能够将典型工业应用的系34 V, into a single data stream ( SPI 0V 到 34V 的数字输入,转换为 SPIonSerial interface, which simplifies the design Peripheral Interface,串行外围设备接口)上 and saves 60% overall board space 的一路数据流,能够简化设计并为工业自动化 for industrial automation and test and200 ?A to 5 mA, which reduces systemlevel power dissipation by more than 统级功耗降低到50%以上。此外还有其它一些 50% typical industrial applications.There are also other features like 特点,比如将稳压器和可调的去抖动滤波器集 an integrated voltage regulator and adjustable debounce glitch filter to 成在了一起,使您的系统设计更加简单有效; make your system design simpler and 器件在系统中能够实现级联,可以支持超过 more cost effective. Devices can be 160个的输入。 cascaded together for systems with greater than 160 inputs.DeviceDescriptionOperating Voltage (V)I/O Voltage (V)ParityInput Data Rate (Mbps)Temperature Range MaxLow Voltage DetectorPrice*Industrial Eight-Channel Digital Serializes SN65HVS880 SN65HVS882 SN65HVS884*Nominal 24-V systems 10-V to 34-V digital-input 0-V to 34-V serializer with parity18 to 30 10 to 34 10 to 340 to 30 0 to 34 0 to 34No No Yes1 1 1C40 to 85 C40 to 125 C40 to 125Yes C 15 V No No2.75 3.00 3.10*Suggested resale price in U.S. dollars in quantities of 1,000. 建议零售价为每1000片时的美元价格。Preview products are listed in bold blue. 前瞻性产品以粗体蓝色标明IsolationEmbedded ProcessorSignal Conditioning & SerializationField Supply (0 V to 34 V) Field Ground RLIMVoltage Regulator 5V Adjustable Input Current Thermal Protection Debounce Select5 V Output (50 mA) Over Temp Debounce 0 Debounce 1Signal Conditioning & SerializationVoltage Sense Input Return (0 V to 34 V) Input Return Current SenseSerial Input Debounce & Filter Serializer Load Pulse Clock Enable ClockSN65HVS882 SolutionChannel 0Channel 7 Serial OutputSN65HVS882,业界首个8通道、34V数字输入的串行器。SN65HVS882, the industry’s first eight-channel, 34-V digital-input serializer.Texas Instruments 1季度 德州仪器 2009年第 1Q 2009Interface Guide 接口指南 12 1RS-485/422 RS-485/422Line LoadingRS-422能够在总线线路上支持一 线路负载―― ― RS-422 is capable of supporting one driver and up to 10 可在 个驱动器和多达10个接收机。标准RS-485 receivers on the bus line. Standard 总线线路上支持多达32个单位的负载或节点。 RS-485 is capable of supporting up to 然而,我们也可提供能降低单位负载的器件, 32 unit loads or nodes on the bus line. 使得所支持的器件数高达256个。 However, there are reduced unit load devices available that can support up to 终接――多点总线架构要求在总线线路的两端 256 devices.进行终接。终接电阻的电阻值必须在电缆特征Design Considerations 设计考虑因素Interoperability ― In general, RS-485 is 协同运作能力――一般来说, RS-485 with a superset of RS-422. Compliance 可看成 是 RS-422 的扩展集。其 TIA/EIA 标准兼容性 the TIA/EIA standard will ensure reliable data communication in a variety of 确保了多种网络间的可靠数据通信――包括 networks, INTERBUSModbus, INTERBUS, Modbus、 including 、PROFIBUS、BACnet PROFIBUS, BACnet and a variety of 以及各类专用协议(proprietary protocol)。 proprietary protocols. Robustness ― RS-485 is a robust 工业环境。具有-7V至12V的大共模电压范围特 interface standard for use in industrial 性。源自TI的部分产品还具有高达30kV的静电 environments. It features a wide common放电(ESD)保护。 强健性――RS-485是强健的接口标准,应用于Technical Information 技术信息? RS-422和RS-485的主要差异在于多站and RS-485 is the multidrop and (multidrop) 和多点 (multipoint) 的总线架 multipoint bus architecture―that is, 构――即分别对应一个驱动器对多个接收器 one driver to many receivers and many 和多个驱动器对多个接收器。 drivers to many receivers, respectively.输距离的上限分别为10Mbps和1.2km。但TI? 这些标准能够实现的典型信号传输速率和传TI are available with ESD protection up 可靠性――集成的失效保护电路用于保护总 to 30 kV.线,避免在发生短路、开路或空闲线路故障时Termination ― A multipoint bus 阻抗的20%以内,从90W到120W不等。 architecture requires termination at both ends of the bus line. The termination resistors must be within 20 percent of the characteristic impedance of the cable and can vary from 90 W to 120 W.for these standards are up to 10 Mbps 可提供信号传输速率高达50Mbps的器件。 or up to 1.2 km. TI offers devices capable of reaching signaling rates of up to 50 Mbps.Reliability ― Integrated fail-safe circuitry 将噪声作为有效数据加以译码。 protects the bus from interpreting noise as valid data when short-circuit, open速度及距离――采用双绞线电缆连接并具有宽 circuit or idle line fault conditions occur. 共模电压范围的差分信号传输的低噪声耦合特 Speed and Distance ― Low noise 以较低的速率在长达数公里的距离上)进行数 coupling of differential signaling 据交换。 with twisted-pair cabling and wide common-mode voltage range allows data exchange at signaling rates of up to 50 Mbps or to distances of several kilometers at lower rates.性允许在高达 50Mbps 的信号传输条件下(或资源――如需详尽的资源列表(评估板、数据表及应用手册),敬请访问.cn/interface Resources For a complete list of resources (evaluation modules, data sheets and application notes), visit Literature Number DescriptionApplication NotesSLLA036B SLLA070C SLLA112 SLLA177 SLLA169 SLLA143 Interface Circuits for TIA/EIA-485 (RS-485) 422 and 485 Standards Overview and System Configurations RS-485 for E-Meter Applications PROFIBUS Electrical-Layer Solutions Use Receiver Equalization to Extend RS-485 Data Communications RS-485 for Digital Motor Control Applications注释:敬请访问.cn/interface,以获取IBIS模型。 Note: IBIS models are available at Interface 接口指南 GuideTexas Instruments 年第1季度 德州仪器 09 RS-485/422 RS-485/422RS-422/485选择指南 RS-422/485 Selection GuideNo. of Dr/Rx Supply (V) Device HVD12/11/10Full 3.31 13Features 3.3-V Supply C Low/Mid High-Speed Slew-Rate Control 3.3-V Supply, No Enables 3.3-V Supply, with Enables Wide Supply Range: 3V to 5.5V ±70-V Protected, Wide Supply Range: 3V to 5.5V ±70-V Protected, Wide C20V to +25V Common Mode ±70-V Protected, Bus-Pin Invert/Wide Common Ultra-Low Power, Optimized for Low & High Speeds ±4-kV Isolated RS-485 Optimized for Low & High Speeds Half Duplex Transceiver PROFIBUS Transceiver, EN 50170 ±27-V Protected and C20V to +25V Common Mode Receiver Equalization Allows Faster to Go Further Low Power, Fast Signaling, ESD Protection ESD Protection IEC 4-2 Air, Contact & IEC 4-5 Surge ESD Protection HBM, IEC4-2 Air and Contact ±70-V Protected, Wide C20V to +25V Common Mode Ultra-Low Power, Optimized for Low & High Speeds ±4-kV Isolated, Optimized for Low & High Speeds High Signaling Rate, w/Enables Quad Drivers, High Signaling Rate Quad Drivers, High Signaling Rate, IEC4-2 ESD Quad Receivers, High Signaling Rate, Low Power Quad Receivers, High Signaling Rate, IEC4-2 ESD 9-Channel Parallel Bus TransceiversSignaling Rate (Mbps) 1 / 10 / 32 25 / 5 / 1 25 / 5 / 1 10 .115 / 1 / 10 .115 / 1 / 10 .115 / 1 / 10 0.2 / 1 / 20 0.2 / 20 10 40 0.5 / 5 / 25 3 / 25 30 0.25 0.25 0.115 0.2 / 1 / 20 0.2 / 20 30 30 64 50 64 20ESD (kV) 15 15 15 15 16 16 16 15 16 15 10 16 16 12 30 15 16 15 16 12 13 15 6 15 12Receiver Fail-Safe Short, Open, Idle Short, Open, Idle Short, Open, Idle Short, Open, Idle Short, Open, Idle Short, Open, Idle Short, Open, Idle Short, Open, Idle Short, Open, Idle Open Short, Open, Idle Short, Open, Idle Short, Open, Idle Open Open Open Short, Open, Idle Short, Open, Idle Short, Open, Idle Short, Open, Idle ― ― Short, Open, Idle Short, Open, Idle OpenNodes 256 256 256 256 320 256 256 256 256 64 160 256 256 32 128 128 256 256 256 32 32 10 32 ― 32Package(s) 8-PDIP/SOIC 8-SOIC 14-SOIC 8-PDIP/SOIC 8-PDIP/SOIC 8-PDIP/SOIC 8-PDIP/SOIC 8-PDIP/SOIC/MSOP 16-Wide SOIC 8-PDIP/SOIC/MSOP 8-SOIC 8-PDIP/SOIC 8-PDIP/SOIC 8-PDIP/SOIC 8-PDIP/SOIC 8-PDIP/SOIC 14-SOIC 14-SOIC 16-Wide SOIC 14-PDIP/SOIC 16-PDIP/SOIC 16-SO/SOIC/ TSSOP/QFN 16-PDIP/SOIC 16-SO/SOIC/ TSSOP/QFN 56-TSSOPPrice* 1.30 1.35 1.35 1.90 1.85 1.85 1.85 0.90 2.60 0.70 1.55 1.40 1.80 1.20 1.30 1.05 1.90 1.10 2.60 1.35 2.40 0.90 1.40 1.01 3.50HVD32 /31 /30 HVD35 /34 /333 to 5HVD08 HVD178x 0/1/2 HVD178x 5/6/7 HVD1794 HVD308x 2/5/8E ISO308x 2/81/1HVD485E HVD1176 HVD22/21/205HVD24/23 LBC176A LBC184 LBC182 HVD1791FullHVD308x 0/3/6E ISO308x 0/6 LBC180A LBC172A, 174A4/03.3 5AM26LV31E LBC173A, 175A AM26LV32E HVD090/43.39/91 *5These devices use the temperature prefixes: SN55 = military (C55° C to 125° C); SN65 商业标准(0℃至70℃)。 此类器件所采用温度前缀:SN55=军用标准(C55℃至125℃);SN65=工业标准(C40℃至85℃);SN75== industrial (C40° C to 85° C); SN75 = commercial (0° C to 70° C). 建议零售价为每1000片时的美元价格。 *Suggested resale price in U.S. dollars in quantities of 1,000.1New products are新产品以粗体红色标明。 listed in bold red.TM ControlNet 收发器 ControlNetTM TransceiverDevice SN65HVD61Description ControlNet? TransceiverSupply Voltage (V) 5ICC (max) (mA) 65Operating Temp Range (°C) C40 to 100Package 14 SOIC德州仪器 2009年第 1Q 2009 Texas Instruments 1季度接口指南 Interface Guide 14 1RS-232 RS-485/422Key Features 主要特点? 拥有下列系统级的额定静电放电,无需外置 静电放电器件: ±15-kV human-body model (HBM)○ ○RS232: IEC (Level 4) RS232:IEC(4级)标准的 ESD-Protected Devices 静电放电保护器件TI offers new RS-232 devices with TI 所推出的新型 RS-232 接口器件附带系统级 system-level IEC electrostatic discharge (ESD) protection. This 的、符合 IEC 标准的静电放电 (ESD) protection makes the RS-232接口避免了当 保护。此项保护技术使得RS-232 interface immune to damage from ESD strikes 系统启动或运行时(例如实现至RS-232电缆线 that may occur while the system is up 的连接时)可能发生的静电放电冲击所带来的 and running, such as when a connection 损害。此类器件采用插入式替换,其功能性与 to the RS-232 cable is made. These devices are drop-in replacements and 业已存在的业界标准的解决方案一致,从而为 are functionally identical to the existing 限定规格的处理流程提供了一个无缝相接的转 industry-standard solutions, providing a 换。同时,此类器件还可满足各类低功耗、高 seamless transition in the qualification 速应用的需求,诸如便携式/消费产品、电信及 process. These devices meet the 计算设备。 requirements for low-power, high-speed applications such as portable/consumer, TI 提供的此类新器件采用了无铅 (NiPdAu telecom and computing equipment. PbTI offers these new devices in the free)工艺封装完成,实现引脚的无晶须,提升 NiPdAu Pb-Free finish, which eliminates 了系统的长期可靠性。除了业已存在的大量的 tin whiskers that might 还可为所选定的器件 compromise RS-232产品组合之外,TI long-term system reliability. TI offers 提供了空间节省型的QFN封装。 the space-saving QFN package on select devices in addition to its already extensive RS-232 portfolio.Applications 应用? 三个驱动器、五个接收机的TRS3243E是诸○? 改进的主流RS-232器件插入式(drop-in)替换 数据率达到或超过当今高速应用的需求 ? popular RS-232 devices ? 灵活的省电选项,支持更长的电池寿命 宽泛的产品组合允许从正确的形态结构、适 ? high-speed-application requirements ? 业界领先的接口产品范围,拥有保证的供 货源 the right form, fit and functionality ? 无铅(NiPdAu Pb-Free)解决方案提供了无晶 用程度及功能性方面进行选择±15kV人体模型(HBM) ±8-kV IEC, contact discharge ±8kV IEC标准,接触放电 ±15-kV IEC标准,空气隙放电 ±15kV IEC, air-gap dischargeTRS3243E is most popular in 如个人电脑、笔记本及服务器等应用中最主 applications like PCs, notebooks 流的器件 and servers.? TRS3238E/37E提供了一个互补的五个驱动complementary five-driver, three器、三个接收机的解决方案。这两个器件 receiver solutions. These two 是个人电脑外设应用(例如数据电缆、打印 devices are popular in PC peripheral 机、调制解调器、工业控制等等)的主流 applications like data cables, printers, 选择。 modems, industrial control, etc.? 由于具有降低的比特位,封装尺寸及低功longer battery lifeare popular in portable handheld 耗,使得TRS E/21E备受便携 applications due to their reduced bit 式手持应用的欢迎 count, package size and low power 高速版本,例如 ? consumption. SNx5CE/21E,通过串行接口实现比现今更高的数据space with assured source of supply 须(whisker-free)、可靠的封装选项? 空间节省型的 QFN 封装选项,用于便携式whisker-free, reliable package options应用SNx5CE/21E meet 吞吐需求量 ? today’s higher throughput needs TRS 232E及TRS 213提供了一个更宽的噪声 through the serial interface.容限 (noise margin) ,以用于更加严酷的环for portable applicationsa境,例如工业控制。 higher noise margin for more rugged environments such as industrial control.TS5V330 TS3V330 Analog MUXSDRAMFlashTVP5146 or 5150AVideo InEMIFVideo OutVideo DAC THS8200 THS8135ADSL EMAC Cable ModemTMS320DM64x?McASP PCI PCI Bus Host CPU TS5A23157 Analog MUX Audio DAC TLV320DAC26AMP for THS8135 only Volume Control Headphone SpeakerJTAGUSB1394IRRS-232Modem802.111284DVI个人视频录像机应用方框图。Personal video recorder application block diagram.Interface 接口指南 GuideTexas Instruments 年第2009 德州仪器 季度 RS-485/422 RS-232RS-232Selection Guide RS-232 选择指南Device TRS202E TRS207 TRS208 TRS211 TRS213 TRS222 TRS232E TRS3221E TRS3222E TRS3223E TRS3227E TRS3232E TRS3237E TRS3238E TRS3243E TRS3253E TRS3318E TRS3386E TRSF23243 TRSF3221E TRSF3222E TRSF3223E TRSF3232 TRSF3238E TRSF3243 TRSF3253 GD65232 GD75232 GD75323 LT1030 MC1488 MC1489 MC1489A SN65C1154 SN65C1406 SN75150 SN75154 SN75155 SN751701 SN75185 SN75186 SN75188 SN75189 SN75189A SN75196 SN752232*1 15Data Rate (kbps) 120 120 120 120 120 200 250 250 250 250 0 250 500
120 120 120 120 120 120 120 120 120 120 120 120 120 120 120 120 120 120Drivers 2 5 4 4 4 2 2 1 2 3 1 2 5 5 3 3 2 3 3 1 2 2 2 5 3 3 3 3 5 4 4 ― ― 4 3 2 4 1 1 3 1 4 ― ― 5 6Receivers 2 3 4 5 5 2 2 1 2 3 1 2 3 3 5 5 2 2 5 1 2 2 2 3 5 5 5 5 3 ― ― 4 4 4 3 ― 4 1 1 5 1 ― 4 4 3 10ESD HBM (kV) IEC ±15 ±15 ±15 15 ±15 IEC IEC IEC IEC IEC IEC IEC IEC IEC IEC IEC IEC ±15 IEC IEC IEC ±15 IEC ±15 ±15 ― ― ― ― ― ― ― ― ― 2 ― 2 ― 10 ― 2 ― ― 10 ―Supply Voltage(s) (V) 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 3.3 or 5 5 5 5 5 5 5 5 5 5 5 ±9, 5 ±9, 5 ±12, 5 ±5 ±9 5 5 ― ±12, 5 ±12 5 or 12 ±12 ±5, 9, 12 ±12, 5 ±12, 5 ±9 5 5 ±12, 5 5ICC (max) (mA) 15 20 20 20 20 10 10 1 1 1 1 0.3 1 1 1 1 1 1 1 1 1 1 1 2 1 1 38 30 32 1 25 26 26 ― 22 35 14 11.9 30 25 26 26 20 ±50Package(s) 16PDIP, 16SOIC, 16TSSOP 24SOIC, 24SSOP 24SOIC, 24SSOP 28SOIC, 28SSOP 28SOIC, 28SSOP 18PDIP, 18SOIC 16PDIP, 16SOIC, 16TSSOP 16SSOP, 16TSSOP 20SOIC, 20SSOP, 20TSSOP 20SOIC, 20SSOP, 20TSSOP 16SSOP 16SOIC, 16SSOP, 16TSSOP 28SOIC, 28SSOP, 28TSSOP 28SOIC, 28SSOP, 28TSSOP 28SOIC, 28SSOP, 28TSSOP, 32QFN 32QFN 20SSOP, 20TSSOP 20SOIC, 20TSSOP 48SSOP, 48TSSOP 16SSOP, 16TSSOP 20SOIC, 20SSOP, 20TSSOP 20SOIC, 20SSOP, 20TSSOP 16SOIC, 16SSOP, 16TSSOP 28SOIC, 28SSOP 28SOIC, 28SSOP, 28TSSOP 28SOIC, 28SSOP, 28TSSOP 20PDIP, 20SOIC, 20SSOP, 20TSSOP 20PDIP, 20SOIC, 20SSOP, 20TSSOP 20SOIC 14PDIP, 14SOIC 14PDIP 14PDIP 14PDIP 20PDIP 16SOIC 8PDIP, 8SOIC 16PDIP, 16SO, 16SOIC 8PDIP, 8SOIC 8SO 20PDIP, 20SOIC, 20SSOP, 20TSSOP 24SOIC 14PDIP, 14SO, 14SOIC 14PDIP, 14SO, 14SOIC 14PDIP, 14SO, 14SOIC 20PDIP, 20SOIC 48SSOP, 48TSSOPPrice* 0.54 1.08 1.08 1.08 1.08 1.26 0.58 0.88 1.28 1.12 1.20 0.96 1.33 1.20 0.88 Web 1.68 1.92 3.42 1.26 1.44 1.44 1.26 1.62 1.62 1.62 0.29 0.27 0.41 1.44 0.20 0.25 0.29 3.42 1.80 0.72 0.72 0.72 1.30 0.45 1.80 0.22 0.22 0.22 0.68 0.90建议零售价为每1000 price in U.S. dollars in quantities of 1,000. *Suggested resale片时的美元价格。德州仪器 2009年第 1Q 2009 Texas Instruments 1季度接口指南 Interface Guide 161RS-232 RS-232选择指南 RS-232Selection Guide (Continued) RS-232Device SN75C1154 SN75C1406 SN75C185 SN75C188 SN75C189 SN75C189A SN75C198 SN75C23243 SN75LBC187 SN75LBC241 SN75LP1185 SN75LP196 SN75LPE185 SN75LV4737A TL145406 UA9636A UC5170C UC5180C UC5181C*Data Rate (kbps) 120 120 120 120 120 120 120 250 120 100 256 256 256 128 120 120 120 120 120Drivers 4 3 3 4 ― ― 4 6 3 4 3 5 3 3 3 2 ― ― ―Receivers 4 3 5 ― 4 4 ― 10 5 5 5 3 5 5 3 ― ― 8 8ESD HBM (kV) ― 2 2 2 ― ― ― 15 ― ― 15 15 15 4 2 ― ― ― ―Supply Voltage(s) (V) ±12, 5 ±12, 5 ±12, 5 ±12 5 5 ±12 3.3 or 5 5 5 5, ±12 5, ±12 5, ±12 3 or 5 ±12, 5 ±12 ― 4.75 to 5.25 4.75 to 5.25ICC (max) (mA) ― 0.45 0.75 0.16 0.7 0.7 0.32 0.02 30 8 1 1 1 20.7 20 36 ― 35 35Package(s) 20PDIP, 20SO, 20SOIC 16PDIP, 16SO, 16SOIC 20PDIP, 20SOIC 14PDIP, 14SO, 14SOIC, 14SSOP 14PDIP, 14SO, 14SOIC 14PDIP, 14SO, 14SOIC, 14SSOP 14PDIP, 14SOIC 48SSOP, 48TSSOP 28SSOP 28SOIC 20PDIP, 20SOIC, 20SSOP 20PDIP, 20SOIC, 20SSOP, 20TSSOP 24PDIP, 24SOIC, 24SSOP, 24TSSOP 28SSOP 16PDIP, 16SOIC 8PDIP, 8SOIC 28PLCC 28PLCC 28PLCCPrice* 0.76 0.86 1.08 0.31 0.31 0.31 2.25 3.42 3.60 2.16 1.78 1.78 1.89 2.61 0.94 0.36 3.15 3.00 3.15建议零售价为每1000 price in U.S. dollars in quantities of 1,000. *Suggested resale片时的美元价格。2-to-4 Wire Interface Analog Phone LineVoice CODEX SDRAM FLASHLCD DisplayUSB PlugKeypadLED IrDARS-232Antenna CATVRF FE RF FE RF FETunerADC OFDM QAM QPSK DEMODCPUTunerADCSatelliteTunerADCPCI InterfaceSmart Card MMC SD Stereo Audio Line In L R SDRAM EMIF FLASHCameraBluetooth? ControllerL Stereo Audio CODEC R803.11 DVI/TMDS Plug 1394 PHY LAN Port EMAC Video Processor PCI/IFTV CH3-4 MOD 3-Ch DAC 3-Ch AmpAC AdapterADSL/ Cable MODEM Video DecoderVideo PortVideo EncoderVideo InputVideo PortVideo Port3-Ch DAC3-Ch AmpPDA接口应用方框图 application block diagram. PDA interface接口指南Interface GuideTexas Instruments 1Q 2009德州仪器 2009年第1季度 UARTs (Universal Asynchronous Receiver/Transmitters) UARTs(通用异步收发机)Design Considerations 设计考虑因素the modem’s maximum transmission 术的硬件自动流程控制技术用于所有新设计的 rate. For example, the 中。大多数的 和大多数业已存在的UARTTL16C550D UART UART contains a 16-byte buffer, 允许把分频数(divisor)编程设定为1到65535, enabling it to support higher sustained 部分时候还可以添加一个大小为1、4、8250 transmission rates than the older 16或64 的预分频数。 UART. To reduce software buffering and data overruns, TI has added its 为了适应各类应用的要求,TI为用户提供了门 patented hardware autoflow control to all new - 串及串 - and most existing 类宽泛的并designs并 UART 产品组合,其产 UARTs. Most UARTs allow the divisor to 品都具有高集成度以及空间节省型配置,使设 be programmed from 1 to 65,535 and 计师能够在提升系统性能的同时降低对空间的 sometimes with an added predivisor 需求。 factor of 1, 4, 16 or 64.作为全球领先的高产半导体制造商之一,TI深 知设计者及OEM需要能满足其需求的资源供应 diverse applications, TI offers a wide 者为其提供强有力的支持,并提供令他们称心 portfolio of parallel-to-serial and serial-17 1The UART is a key component of anUART 是异步串行通信系统的核心组件。例 asynchronous serial communicationssystem. For example, all internal 如,所有的内置式调制解调器都有其自身的 modems have their own UARTs. In this UART 。在此类应用中,计算机中的并行数据 application, parallel data within the computer is converted by the UART to 制解调器。除了用于个人电脑/外围设备通信, serial data before being transferred to UART还可用来实现芯片至芯片(chip-to-chip)的 the modem. In addition to PC/peripheral communication, UARTs can be used for 通信。 chip-to-chip communications.经由 UART 转换成为串行数据,而后传输至调 随着用于支持诸如电信基站和蜂窝电话、个人As one of the world’s leading high主要特点 volume semiconductor manufacturers, ? 单、双和四通道器件 TI offers designers and OEMs the ? 支持16及64字节的FIFO they are backed satisfaction of knowing(先入先出) by5V、3.3V、2.5V以及1.8V的电源 to meet ? a supplier with the resources their 达 2 4 / 2 0TheseH z 的 时 钟 频 率 , 可 支 持 ? 高 needs. / 16 M include a dedicated marketing and technical support team to 1.5/1.25/1.0Mbps的传输速率 assist with any issues.? 硬件及软件自动流程控制 ? 工业温度特性 ? 可编程的睡眠模式和低功耗模式 Key FeaturesdevicesAs data transfer speeds have increased 电脑、传真服务器以及机架调制解调器等应用 to support applications such as 的数据传输速度的增加,使得 UART 的传输速 telecommunication base stations, cell 率成为避免系统瓶颈效应的关键因素。当使用 phones, PCs, fax servers and rack 一台快速外置调制解调器时,设计者必须确保 modems, the transmission rate of the 计算机的 UART 能够处理此调制解调器的最高 UART has become critical to preventing system bottlenecks. When UART external 传输速率。例如,TL16C550D a fast中包含16 modem is used, designers should be 字节的缓冲器,因而与先前推出的8250 UART sure the computer’s UART can handle相比,可支持更高的恒定传输速率。为了减少 软件缓存和防止数据溢出,TI已经把其专利技To accommodate the requirements of1.5/1.25/1.0-Mbps data transfer rates control low-power modeto-parallel UARTs in highly integrated, 如意的服务。这些资源须包括了专业化的营销 space-saving configurations that 和技术支持团队,以帮助解决用户遇到的任何 allow designers to increase system 问题。 performance while decreasing space requirements.4TL16C754B TL16C754C TL16C554AChannelsTL16C2552TL16C2752 TL16C752B2TL16C452TL16C2550 TL16C552A TL16C2752通道数TL16PC564B TL16C451 TL16C550D TL16C550C TL16C750 TL16PIR552A TIR10001TL16C450No FIFO16-Byte64-ByteFIFO内存大小 Memory Size FIFOUART产品系列Special FunctionsUART family of products.Texas Instruments 1季度 德州仪器 2009年第 1Q 2009Interface Guide 接口指南 18 1 18UARTs (Universal Asynchronous Receiver/Transmitters) UARTs(通用异步收发机) UARTs (Universal Asynchronous Receiver/Transmitters)Channel(s) Channel(s) 2 2 2 2 2 1 2 1 1 2 1 1 2 1 1 2 1 4 2 1 4 2 1 4 2 2 4 4 2 1 FIFOs FIFOs 16-Byte Voltage (V) (V) 1.8/2.5/3.3/5 Characterized Temp. (°C) Temp. (°C) C40 to 85 C40 to 85 C40 to 85 ― C40 to 85 0 to 70 ― 0 to 70 0 to 70 0 to 70 0 to 70 C40 to 85 0 to 70 C40 to 85 C40 to 85 C40 to 85 C40 to 85 C40 to 85 C40 to 85 C40 to 85 C40 to 85 C40 to 85 C40 to 85 C40 to 85 C40 to 85 C40 to 85 C40 to 85 C40 to 85 C40 to 85 0 to 70 C40 to 85 0 to 70 0 to 70 0 to 70 Package(s) Package(s) 32 QFN, 44 PLCC, 48 TQFP 32 QFN, 44 PLCC 32 QFN, 44 PLCC, 48 PLCC 44 TQFP 32 QFN,44 PLCC 40 DIP, 44 PLCC 44 PLCC 68 PLCC 40 DIP,PLCC 68 44 PLCC 68 44 PLCC, 40 DIP, PLCC 48 LQFP, 48 TQFP 68 PLCC 32 QFN 40 DIP, 44 PLCC, 48 LQFP, 48 TQFP 48 LQFP, 48 TQFP 68 PLCC, 80 TQFP 32 QFN 48 LQFP, 80 LQFP 68 PLCC, 48 TQFP 68 PLCC, 80 LQFP 44 PLCC, 64 TQFP 68 PLCC, 80 LQFP 48 LQFP, 64 LQFP 44 PLCC, 48 TQFP 68 PLCC, 80 LQFP 48 LQFP, 48 TQFP 32 QFN, 48 TQFP 68 PLCC, 80 LQFP 64 LQFP 32 QFN, 48 TQFP 100 BGA, 100 LQFP 64 LQFP 80 QFP 100 BGA, 100 LQFP 80 QFP Description Description Dual UART with Programmable Auto-RTS and Auto-CTS Dual UART with Programmable Auto-RTS and Auto-CTS Dual UART with Programmable Auto-RTS and Auto-CTS Dual UART with Customizable Trigger Levels Dual UART with Single UART Programmable Auto-RTS and Auto-CTS Dual UART with Customizable Trigger Levels Single UART with Parallel Port Single UART Dual UART with Parallel Port Single UART with Parallel Port Single UART with Hardware Autoflow Control Dual UART with Parallel Port Single UART with Hardware Autoflow Control Single UART with Hardware Autoflow Control Dual UART with Parallel PortAutoflow Control Single UART with Hardware Quad UART with Hardware Autoflow Control Dual UART with Parallel Port Single UART with Hardware Autoflow Control, Low-Power Modes Quad UART with Hardware Autoflow Control Dual UART with Hardware Autoflow Control, Low-Power Modes Single UART with Hardware Autoflow Control, Low-Power Modes Dual UART with Hardware Autoflow Control, Low-Power Modes Dual UART with Hardware Autoflow Control, Low-Power Modes Dual UART with 64-Byte FIFO Price* Price* 2.80 3.00 2.80 Web 3.00 1.50 Web 2.50 1.50 2.55 2.50 1.75 2.55 1.75 1.75 3.85 1.75 6.00 3.85 3.70 6.00 3.10 3.70 8.35 3.10 7.50Device Device TL16C2550 TL16C2552 TL16C2550 TL16C2752 TL16C2552 TL16C450 TL16C2752 TL16C451 TL16C450 TL16C452 TL16C451 TL16C550C TL16C452 TL16C550D TL16C550C TL16C552A TL16C550D TL16C554A TL16C552A TL16C750 TL16C554A TL16C752B TL16C750 TL16C754B TL16C752B TL16C752C TL16C754B TL16C754C TL16C752C TL16PC564B/BLVUniversal Asynchronous Receiver/Transmitters (UARTs) Voltage Characterized Universal Asynchronous Receiver/Transmitters (UARTs)16-Byte 16-Byte 64-Byte 16-Byte None 64-Byte None None None None 16-Byte None 16-Byte 16-Byte 16-Byte 16-Byte 16-Byte 16-Byte 16/64Byte 16-Byte 64-Byte 16/64Byte 64-Byte 64-Byte 64-Byte 64-Byte 64-Byte 1.8/2.5/3.3/5 1.8/2.5/3.3/5 1.8/2.5/3.3/5 1.8/2.5/3.3/5 5 1.8/2.5/3.3/5 5 5 5 5 3.3/5 5 2.5/3.3/5 3.3/5 5 2.5/3.3/5 5 5 5 5 3.3 5 3.3/5 3.3 1.8/2.5/3.3/5 3.3/5 1.8/2.5/3.3/5 1.8/2.5/3.3/5 3.3/564-Byte 16/64-Byte TL16C754C 4 64-Byte 1.8/2.5/3.3/5 TL16PIR552 2 16-Byte 5 * TL16PC564B/BLV 1 16/64-Byte 3.3/5 建议零售价为每1000 price in U.S. dollars in quantities of 1,000. *Suggested resale 片时的美元价格。 TL16PIR552 2 16-Byte 5Dual UART with Hardware Autoflow Control, Low-Power Modes 8.35 QuadUART with Hardware Autoflow Control, Low-Power Modes 6.75 Dual UART with 64-Byte FIFO 7.50 Single UART with PCMCIA Interface 5.90/6.10 QuadUART with Selectable Autoflow Control, Low-Power Modes UART with Hardware IR & 1284 Modes 6.75 Dual 6.10 Single UART with PCMCIA Interface Dual UART with Selectable IR & 1284 Modes 5.90/6.10 6.10异步通信单元 Asynchronous dollars in quantities of 1,000. Communications Element *Suggested resale price in U.S. TL16C255x TL16C255x Asynchronous Communications Element /sc/device/TL16C2550 敬请访问.cn/cn/docs/prod/folders/print/tl16c2550.html,以获取样片、数据表及相关报告。) TL16C255xThe TL16C255X family incorporates the TL16C255X系列集合了两个TL16C550D UART functionality of two TL16C550D UARTs, 的功能,每一个 UART 都有自己的寄存器组和 The TL16C255X family incorporates the each UART having its own register set FIFOs 。两个 of two UARTs share only functionality UART 仅有数据总线接口和时钟 and FIFOs. Thetwo TL16C550D UARTs, 源是共用的。也就是说,它们是独立操作的。 each UART having its and register set the data bus interface own clock source. and FIFOs. The operate independently. Otherwise, they two UARTs share only UART功能有时也称为异步通信元素(ACE),这 the data bus interface and clock source. Another name for the UART function is 些术语常会交替使用。 Otherwise, they operate independently. asynchronous communications element Another name for the UART function (ACE), and these terms will be used is 主要特点 asynchronous communications element interchangeably. (请求发送)和auto-CTS ? 可编程的 (ACE), andauto-RTS these terms will be used (清空发送) interchangeably. Key Features? 在auto-CTS模式下,由CTS控制发射机 高达1.5M波特率的工作频率 /sc/device/TL16C-Mbaud operation with VCC = 5 VApplications应用? 高达20MHz的时钟频率,当VCC = 3.3 V时支 持高达1.25M operation with CC 1.5-Mbaud operation with VV = 5 V 1.25-Mbaud 波特率的工作频率 CC = 3.3 V ? 高达16MHz的时钟频率,当VCC = 2.5 V时支Applications ? 销售点终端? 游戏终端 ? 便携式应用 ? 路由器控制 ? 蜂窝数据Control ? 工厂自动化 Modem Signals Signals Control and Control Status Block Bus Interface Control and Status Block Bus Interface Status Signals Modem Control Signals Divisor Control Signals Status Signals Divisor Control Signals Status Signals Baud Rate Generator1.25-Mbaud operation with V= 2.5 V 1-Mbaud operation with VCC CC = 3.3 V 持高达1M波特率的工作频率持高达625k波特率的工作频率? 高达10MHz的时钟频率,当VCC = 1.8 V时支1-Mbaud operation with V VCC 2.5 V 625-kbaud operation with CC = = 1.8 V在 TL16C450 模式下,保持移位寄存器使得 ? 625-kbaud operation with VCC = 1.8 V registers eliminate the need for preciseKey auto-RTS模式下,由RCV(接收机)FIFO ? 在Features transmitter 里的内容和门限控制RTS? 该系列器件是串行的。当设备在相同功率transmitter and threshold control RTS(power drop)条件下,调制解调器的控制输出信号能够直接驱动RJ11电话线 and threshold control RTS equipment an RJ11 cable directly when 能够运行所有现有的TL16C450 ? is on the same power drop 软件 an RJ11 cable directly when equipment ? 复位后,所有寄存器的状态都与 TL16C450 is on the same power TL16C450 software drop 的寄存器组相同。 高达24MHz的时钟频率,当 ? the TL16C450 register setVCC = 5 V时支持 TL16C450 softwareInterface the TL16C450 接口指南 Guide register set Interface Guidesynchronization between the CPU and CPU和串行数据之间不再需要较为精确的同步 registers eliminate the need for precise到 可编程波特率发生器,支持对所有从 1 ? serial data synchronization between the CPU and 216-1取值的输入参考时钟的分频,并产生一 serial division of any input reference allowsdata 个内部的16x时钟 clock by 1 to (216 标准的异步通信位(包括起始位、停止位和 ? allows division of any input reference internal 16x clock clock by 1 to (216 奇偶校验位),可供其在串行数据流中添加 internal 16x clock bits (start, stop, and parity) added to or 或删除 deleted from the serial data stream ? 5V、3.3V、2.5V和1.8V的工作电压 bits (start, stop, and parity) added to or 独立的时钟输入接收机 ? deleted from the serial data stream? 对发射、接收、线路状态和数据加扰的控制 彼此相互独立 set interrupts independently controlledUART_CLKReceiver UART_CLK 64-Byte FIFOBaud Rate RX Generator Receiver Vote Logic Block Logic RXTXReceiver FIFO Transmitter 64-Byte FIFO 64-ByteTX Receiver Block Logic Transmitter Block Logic TXVote Logic TXTXTL16C754B, TI’s high-performance, four-channelTI高性能的四通道UART器件 UART device. TL16C754B, TL16C754B, TI’s high-performance, four-channel UART device.Transmitter FIFO 64-ByteTransmitter Block LogicTXset interrupts independently controlledTexas Instruments 年第1季度 德州仪器 09 Texas Instruments 1Q 2009 CAN (3.3-V and 5-V High-Speed CAN Transceivers) ( 及 高速 收发机)CAN 3.3V 5VCAN191Design Considerations 设计考虑因素 ― Features such as Bus Protectionshort-circuit protection, thermal shutdown protection, glitch-free power干扰上电和断电保护、高ESD保护、宽共模范 up and power-down protection, high围所提供的共模噪声抑制、限流电路等特性可 ESD protection, wide common-mode range that provides for common-mode 保护收发机及系统,避免了因施加于器件的故 noise rejection, and 障状态而造成的损坏。 current-limiting circuitry to protect the transceivers and system from damage during a fault condition have been incorporated into these devices.总线保护――诸如短路保护、热关断保护、无Electromagnetic Compatibility ―电磁兼容性――针对于网络应用类产品的一个 An important requirement for productsintended for networking applications 重要需求是其运转的方式对周边组件及系统的 is that they behave in a way that does 工作不造成干扰。TI提供了经特定设计及测试的收发机,拥有更好的电磁(EM)兼容性,确保not interfere with the operation of other nearby components or systems. TI 了严酷电磁环境下的无故障及防止性能下降。 offers specially designed and tested 兼容性在此的定义意味着同时消除了外部电磁 transceivers for EM compatibility without malfunction or degradation 场的干扰并限制了所辐射的电磁场强度。 of performance in rugged EM environments. Compatibility in this definition means both immunity to external EM fields, and the limited strength of generated EM fields.Supply Voltage ― In addition to 5-V 电源电压――除了采用5V电源的收发机之外, transceivers, TI offers 3.3-V transceivers that accomplish the same tasks with less TI还提供了3.3V的收发机,能够以不到一半的 than half the power and save on the cost 功耗完成相同的任务,从而无需在采用3.3V供 of an additional voltage regulator in 3.3-V 电的应用中附加稳压器,节约了成本。 powered applications.技术信息 Technical Information? 符合ISO11898规范的CAN物理层实现。 本规范定义了具有120Ω特征阻抗(Zo)的双绞 ? implementation of CAN. 线总线,以及在长达40m的多站拓扑结构总CAN收发机选择指南 Guide CAN Transceiver SelectionSupply Voltage I/O Levels 5-V CMOS 3.3-V TTL 5V 3.3-V TTL 5-V TTL 5-V TTL 3.3-V TTL 3.3-V TTL 3.3 V 3.3-V TTL 3.3-V TTL 3.3-V TTL 3.3-V TTL*wire pair bus with 120-W characteristic 线上速率高达1Mbps的差分信号传输。 impedance (Zo) and differential signaling rate of up to 1 Mbps on a 40-meter bus with multi-drop topology.ESD (kV) ±14 IEC IEC ±14 ±8 ±16 ±16 ±16 ±16 ±16 ±16 Operating Temp Range (°C) C40 to 125 C40 to 125 C40 to 125 C40 to 125 C40 to 125 C40 to 85 C40 to 85 C40 to 85 C40 to 125 C40 to 125 C40 to 125Device SN65HVD251 SN65HVD252 SN65HVD253 SN65HVD1040 SN65HVD1050 SN65HVD230 SN65HVD231 SN65HVD232 SN65HVD233 SN65HVD234 SN65HVD235Description Improved PCA82C250 and PCA82C251 Low Propagation Delay/DeviceNet Compliant, Highest IEC ESD CAN Device Low Propagation Delay/DeviceNet Compliant, Highest IEC ESD, With Auto Baud Loop-Back Improved TJA1040 with Better ESD Bus Wake Up Improved TJA1050 with Better ESD Standby Mode Sleep Mode Cost Effective Standby Mode, Diagnostic Loop-Back Standby Mode, Sleep Mode Standby Mode, Autobaud Loop-BackShort-Circuit Protection (V) C27 to 40 C27 to 40 C27 to 40 C27 to 40 C27 to 40 C4 to 16 C4 to 16 C4 to 16 C36 to 36 C36 to 36 C36 to 36Price* 0.90 0.75 0.80 0.70 0.55 1.45 1.45 1.10 1.50 1.45 1.50*Suggested resale片时的美元价格。 建议零售价为每1000 price in U.S. dollars in quantities of 1,000.New products are listed in bold red. 新产品以粗体红色标明。 Preview products 前瞻性产品以粗体蓝色标明。 are listed in bold blue.Standard Compliant Protocols标准兼容协议 control applications that robust real-timeis rapidly gaining the attention of industrial process, test, measurement and control 适用于强健的实时控制应用,因此很快的在全 engineers worldwide. It has excellent error 球范围内获得了工业流程、测试、计量及控制 detection and confinement capabilities, 领域的工程师的关注。此类总线具有卓越的错 and has the flexibility to operate either as a primary backbone data communications 误检测及界定能力,并具有运转的灵活性,既 network, as a secondary local embedded 可作为主要的骨干数据通信网络运转,也可作 system, or as both. The engineering 为次要的本地嵌入式系统,或是两者兼备。工 community is just now exploring the limits 程技术团队现今都在探索,寻求当结合了最新 of what this bus can do when coupled 开发的智能传感技术之后,此类总线还能做什 with newly developed intelligent sensing technologies. 么,会走多远。CAN (控制器局域网)属于串行通信总线,CAN is a serial communications bus forBesides CAN’s high reliability, another of the main advantages of CAN when 除了高可靠性,CAN的另一个优势就是当与其 compared to alternative networks, is 它的可选网络比较,CAN可采用更高层的协议 the availability of higher layer protocols (HLPs). There are many CAN-related (HLP)。有许多CAN相关的、现成的系统开发包 system development packages prepared可备用于HLP――硬件接口卡及易于使用的软 件包,为系统设计者提供了宽范围的设计及诊and easy-to-use software packages断工具。此类组件还为复杂的控制应用实现了 that provide system designers with a 快速的开发,从而无需再从底层开始构建系统 wide range of design and diagnostictools. These components provide for the 网络的每一个节点。 rapid development of complex control applications without building each node of HLP缓减了开发者在处理CAN规范的细节问题 a system network from scratch. (例如比特位定时及实现功能)方面的工作负担。此协议为带流程数据对象 (PDO) 及服务数The HLP relieves a developer from the burden of dealing with CAN-specific details 据对象 (SDO) 的实时数据提供了标准化的通信 such as bit-timing and implementation 对象,并提供了特定的功能,例如时间戳 functions. It provides standardized (time communication objects for real-time (shutstamp) 、同步消息、紧急关断处理流程 data with Process Data Objects (PDOs) down procedures)以及网络管理、启动命令和 and Service Data Objects (SDOs), and 错误管理。 provides special functions such as a time stamp, a sync message, and emergency HLP之中最主流的是CANopen协议、 shut-down procedures as well as network CANkingdom协议以及DeviceNet协议,其应用 management, boot-up commands, and 范围覆盖了从医学仪器到流程控制,再到装配 error management.线协调的领域。Among the most popular HLPs are CANopen, CANkingdom and DeviceNet with applications ranging from medical equipment to process control and assembly line coordination.Interface GuideTexas Instruments 1Q 2009德州仪器 2009年第1季度接口指南 20 0Flatllink Flatllink 3GFPC cabling typically interconnects the 串行发射器与显示器通常通过FPC缆线连接。 serializer transmitter with the display. 与并行发射的信号相比, FlatLink 3G 的输出 Compared to parallel signaling, FlatLink 大大降低了互联的电磁干扰 (EMI) ,超过了 3G outputs significantly reducing the EMI 20dB interconnect 3G 器件本身所具有的电 of the。因而 FlatLink by over 20 dB. The 磁辐射非常低,符合 SAE J1752/3 device electromagnetic emission of the ‘ M ’ 的 itself is very low and meets the SAE 规范。 J1752/3 ‘M’-specification.TM TMTM FlatLink? 3G C Display SerDes FlatLink 3G――移动电话显示的串行器 for Mobile Phones 及解串器(SerDes)FlatLink 3G uses low EMI subLVDS to FlatLink 3G采用了低电磁干扰的超低电压差分 carry 24-bit color RGB data from 信号传输 (subLVDS) 来承载源自应用处理器 applications processors, such as OMAP? from TI, 的OMAPTM处理器)的caters RGB数 (例如TIto the LCD driver. It 24位色to screen resolutions from QVGA to XGA. 据,并输出至LCD驱动器。FlatLinkTM 3G支持从QVGA至XGA的屏幕显示分辨率。Flatlink? 3GLCD Driver LVDS302 CLK DATA LVDS3011 4 7 *2 5 8 03 6 9 #Application Processor with RGB Video InterfaceResolution (W x H)XGA SVGACamera RGBQVGA CIF+ HVGA240 640 352 352 320 800 640320 200 416 440 480 250 320 640 320 800 600 768VGATx LVDS301 Rx LVDS302 Tx LVDS303 Rx LVDS304 Tx LVDS305 Rx LVDS3063-Ch 2-Ch 1-ChApplication Processor with Integrated MIPI CSI-1 ReceiverLVDS315FPCHVGAVGA WVGA SVGA XGA480
1024QVGAFlatLink? 3G选择指南 FlatLink? 3G Selection GuideDevice SN65LVDS301 SN65LVDS302 SN65LVDS303 SN65LVDS304 SN65LVDS305 SN65LVDS306 SN65LVDS315*Description QVGA-XGA Serializer Transmitter QVGA-XGA Deserializer Receiver QVGA-VGA Serializer Transmitter QVGA-VGA Deserializer Receiver QVGA-HVGA Serializer Transmitter QVGA-HVGA Deserializer Receiver Camera CSI-1 ConverterNumber of Parallel Outputs ― 27 ― 27 ― 27 8Number of Parallel Inputs 27 ― 27 ― 27 ― ―Data Throughout (MB/s) 0 810 405 405 208PLL Frequency (MHz) 4 to 65 4 to 65 4 to 30 4 to 30 4 to 15 4 to 15 3.5 to 26Serial Data Receiver Channels ― 3 ― 2 ― 1 ―Serial Data Transmitter Channels 3 ― 2 ― 1 ― 1Price* 1.90 1.90 1.70 1.70 1.55 1.55 2.10建议零售价为每1000片时的美元价格。 *Suggested resale price in U.S. dollars in quantities of 1,000.New products are新产品以粗体红色标明。 listed in bold red.Interface 接口指南 GuideTexas Instruments 年第2009 德州仪器 季度 SerDes (Serial Gigabit Transceivers and LVDS) SerDes(串行G比特级收发机及LVDS)The serial gigabit transceiver family of 源自 TI 的串行 G 比特收发器系列器件能够在提 devices from TI provides low power dissipation

我要回帖

更多关于 ti电源管理芯片 的文章

 

随机推荐